Polymorphic Computers - Virtualization of Instruction Set and Microarchitecture

نویسنده

  • Christian Hochberger
چکیده

Today, virtualization is often discussed on rather high abstraction levels (infrastructure, platform, software as a service). In contrast, in this talk the AMI-DAR processor concept [GH05] will be presented, which allows virtualization on the instruction set level as well as on the microarchitectural level. Running different instruction sets on the same hardware and microarchitecture is not a new idea. Particularly, in the early days of microprogrammed machines, it was quite common to run different application specific instruction sets on the same machine. After microprogramming was abandoned due to its performance issues, instruction set architectures (ISA) became rather static. The proposed AMIDAR concept allows changeable instruction sets, yet provides execution efficiency close to modern pipelined processors. Candidate ISAs for this approach are not typical RISC ISAs but rather popular abstract ISAs like Java Bytecode, .NET intermediate language or the LLVM bitcode. Similar to software execution environments for these ISAs, AMI-DAR processors will also optimize the execution of instruction sequences, but on the hardware level. Varying the amount and selection of microarchitectural components is also a well developed technique. It is used to build different processor variants for the same ISA, but targeting very different design goals (energy efficiency, performance, throughput). In almost any processor architecture these selections are made before the processor is designed. In AMIDAR processors, these choices are made at runtime and dynamically depending on the characteristic of the running application. This can be seen as a virtualization of hardware resources, where the processor decides itself how to make best use of the available resources. To this end, a reconfigurable fabric can be included in AMIDAR processors, for which the configuration is created at runtime [DH11]. The talk presents achievements, current status and an outlook of the AMIDAR project.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

I5 And I7 Instruction Set Architecture

It is an architecture that differs radically from Netburst, while retaining some of the latter's Nehalem processors incorporate SSE 4.2 SIMD instructions, adding seven new instructions to the SSE 4.1 set in the Core i7, 960, 3.2 GHz, 1× QPI 4.8 GT/s, 2009-10-20, $562 4 (4), Core i5, 760, 2.8 GHz, 95 W, 2010-07-17, $209. The instruction set has changed enormously in the 35+ year history of the x...

متن کامل

PISC: Polymorphic Instruction Set Computers

We introduce a new paradigm in the computer architecture referred to as Polymorphic Instruction Set Computers (PISC). This new paradigm, in difference to RISC/CISC, introduces hardware extended functionality on demand without the need of ISA extensions. We motivate the necessity of PISCs through an example, which arises several research problems unsolvable by traditional architectures and fixed...

متن کامل

A High-Performance Microarchitecture With Hardware-Programmable Functional Units - Microarchitecture, 1994. MICRO-27. Proceedings of the 27th Annual International Symposium on

This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Through a coupling of compile-time analysis routines and hardware synthesis tools, we automatically configure a given set of the hardware-programmable functional units (PFUs) and thus augment the base instruction set archit...

متن کامل

A Trace Cache Microarchitecture and Evaluation

As the instruction issue width of superscalar processors increases, instruction fetch bandwidth requirements will also increase. It will eventually become necessary to fetch multiple basic blocks per clock cycle. Conventional instruction caches hinder this effort because long instruction sequences are not always in contiguous cache locations. Trace caches overcome this limitation by caching tra...

متن کامل

A Visual Instruction Set Architecture and Simulation Tool for Computer Engineering Education

This paper presents a holistic approach to develop a visual simulation system for computer engineering education. This approach starts out with a visual instruction set architecture, and plans to build the other layers of computers by moving up and down from such an instruction set architecture specification in a simulation environment. As a step in this direction, an instruction set architectu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013